## EE 435

### Lecture 30

#### Data Converter Characterization

- Absolute Accuracy
- Relative Accuracy

### **DAC** Design

-The String DAC


Parasitics in MOS Devices

#### . · · · · Review from last lecture . · · · ·


## Quantization Noise in ADC

(same concepts apply to DACs)

Consider an Ideal ADC with first transition point at 0.5X<sub>LSB</sub>



If the input is a low frequency sawtooth waveform of period T that goes from 0 to  $X_{REF}$ , the error signal in the time domain will be:



This time-domain waveform is termed the Quantization Noise for the ADC with a sawtooth (or triangular) input

$$E_{RMS} = \frac{x_{LSB}}{\sqrt{12}}$$

The signal to quantization noise ratio (SNR) can now be determined. Since the input signal is a sawtooth waveform of period T and amplitude  $X_{REF}$ , it follows by the same analysis that it has an RMS value of

$$\mathcal{X}_{\text{RMS}} = \frac{\mathcal{X}_{\text{REF}}}{\sqrt{12}}$$

Thus the SNR is given by


SNR = 
$$\frac{\mathcal{X}_{RMS}}{E_{RMS}} = \frac{\mathcal{X}_{RMS}}{\mathcal{X}_{LSB}} = 2^n$$

or, in dB,

$$SNR_{dB} = 20(n \cdot log2) = 6.02n$$

Note: dB subscript often neglected when not concerned about confusion

How does the SNR change if the input is a sinusoid that goes from 0 to  $\mathcal{X}_{RFF}$  centered at  $\mathcal{X}_{RFF}/2$ ?



For low  $f_{SIG}/f_{CL}$  ratios, bounded by  $\pm 0.5~X_{LSB}$  and at any point in time, behaves almost as if a uniformly distributed random variable

$$\varepsilon_{Q} \sim U[-0.5X_{LSB}, 0.5X_{LSB}]$$

Recall:


If the random variable f is uniformly distributed in the interval [A,B] f: U[A,B] then the mean and standard deviation of f are given by

$$\mu_f = \frac{A+B}{2} \qquad \sigma_f = \frac{B-A}{\sqrt{12}}$$

Theorem: If n(t) is a random process and  $< n(kT_S)>$  is a sequence of samples of n(t) then for large  $T/T_S$ ,

$$V_{RMS} = \sqrt{\frac{1}{T} \int_{t_1}^{t_1+T} n^2(t) dt} = \sqrt{\sigma_{n(kT_S)}^2 + \mu_{n(kT_S)}^2}$$

How does the SNR change if the input is a sinusoid that goes from 0 to  $\mathcal{X}_{RFF}$  centered at  $\mathcal{X}_{RFF}/2$ ?



But 
$$V_{INRMS} = \left(\frac{X_{REF}}{2}\right) \frac{1}{\sqrt{2}}$$

Thus obtain

$$SNR = \frac{\frac{X_{REF}}{2\sqrt{2}}}{\frac{X_{LSB}}{\sqrt{12}}} = 2^{n} \sqrt{\frac{3}{2}}$$

Finally, in db,

$$SNR_{dB} = 20log \left(2^{n} \sqrt{\frac{3}{2}}\right) = 6.02 \text{ n} + 1.76$$

#### • • • • • Review from last lecture .• • • •

### **ENOB** based upon Quantization Noise Reference

Different factors can cause the SNR or SNDR of an ADC to not be ∞

- Quantization effects
- Device noise
- Interference Noise
- Nonlinear distortion
- Signal amplitude
- Jitter
- Computation errors
- ......

It is often useful to consider how an ADC performs from a SNR or SNDR viewpoint relative to how it would perform if only quantization effects (which are unavoidable) for an otherwise ideal ADC are present

An ENOB relative to an otherwise ideal ADC is often used as a metric for assessing SNR or SNDR performance

For example, consider a 14-bit ADC with a full-signal sinusoidal input that has quantization noise of  $\frac{X_{LSB}}{\sqrt{12}} = 0.29 X_{LSB}$ , device noise with an RMS value of  $2X_{LSB}$  and interference noise of  $5 \ X_{LSB}$ . The total noise is then  $5.4 X_{LSB}$ . Thus its SNR is equivalent to that of a much lower resolution ADC that has only quantization noise present. The resolution of that lower resolution ADC would be termed the ENOB relative to a Quantization Noise Only data converter

# ENOB based upon Quantization Noise Reference

$$SNR_{dB} = 6.02 \text{ n} + 1.76$$

Solving for n, obtain

$$ENOB = \frac{SNR_{dB}-1.76}{6.02}$$

Note: could have used the SNR<sub>dB</sub> for a triangle input and would have obtained the expression

$$ENOB = \frac{SNR_{dB}}{6.02}$$

But the earlier expression is more widely used when specifying the ENOB based upon the noise level present in a data converter

### **Quantization Noise**

Example: If a 14-bit audio output is derived from a DAC designed for providing an output of 100W but the normal listening level is at 50mW, what is the SNR due to quantization noise at maximum output and at the normal listening level? What is the ENOB of the audio system when operating at 50mW?

At 100W output, SNR=6.02n+1.76 = 86.04dB

$$\frac{V^2}{R_1}$$
=100W  $\frac{V_1^2}{R_1}$ =50mW  $V_1 = \frac{V}{44.7}$ 

$$20\log_{10}V_1 = 20\log_{10}V - 20\log_{10}44.7 = -33dB$$

At 50mW output, SNR reduced by 33dB to 53.04dB

ENOB = 
$$\frac{\text{SNR}_{\text{dB}}-1.76}{6.02} = \frac{53.04-1.76}{6.02} = 8.51$$

Note the dramatic reduction in the effective resolution of the DAC when operated at only a small fraction of full-scale.

#### Performance Characterization of Data Converters

- Static characteristics
- Resolution
- → Least Significant Bit (LSB)
  - Offset and Gain Errors
- Absolute Accuracy
- Relative Accuracy
  - → Integral Nonlinearity (INL)
  - Differential Nonlinearity (DNL)
  - Monotonicity (DAC)
  - Missing Codes (ADC)
  - Quantization Noise
  - Low-f Spurious Free Dynamic Range (SFDR)
  - → Low-f Total Harmonic Distortion (THD)
  - Effective Number of Bits (ENOB)
    - Power Dissipation

## **Absolute Accuracy**

Absolute Accuracy is the difference between the actual output and the ideal or desired output of a data converter

The ideal or desired output is in reference to an absolute standard (often maintained by the National Institute of Standards and Technology (NIST) formerly Bureau of Standards) and could be volts, amps, time, weight, distance, or one of a large number of other physical quantities)

Absolute accuracy provides no tolerance to offset errors, gain errors, nonlinearity errors, quantization errors, or noise

In many applications, absolute accuracy is not of a major concern

but ... scales, meters, etc. may be more concerned about Absolute accuracy than any other parameter

## Relative Accuracy


In the context of data converters, pseudo-static Relative Accuracy is the difference between the actual output and an appropriate fit-line to overall output of the data converter


INL is often used as a measure of the relative accuracy

In many, if not most, applications, relative accuracy is of much more concern than absolute accuracy

Some architectures with good relative accuracy will have very small deviations in the outputs for closely-spaced inputs whereas others may have relatively large deviations in outputs for closely-spaced inputs

DNL provides some measure of how outputs for closely-spaced inputs compare





### DAC Architectures (Nyquist Rate)

#### **Types**

- Voltage Scaling
  - Resistor String DACs (string DACs)
  - Interpolating
- Current Steering
  - Binarily Weighted Resistors
  - R-2R Ladders
  - Current Source Steering
    - Thermometer Coded
    - · Binary Weighted
    - Segmented
- Charge Redistribution
  - Switched Capacitor
- Serial
  - Algorithmic
  - Cyclic or Re-circulating
  - Pipelined
- Integrating
- Resistor Switching
- MDACs (multiplying DACs)

### **DAC** Architectures

#### **Structures**

- Hybrid or Segmented
- Mode of Operation
  - Current Mode
  - Voltage Mode
  - Charge Mode
- Self-Calibrating
  - Analog Calibration
    - Foreground
    - Background
  - Digital Calibration
    - Foreground
    - Background
  - Dynamic Element Matching
- Laser of Link Trimmed
- Thermometer Coded or Binary
- Radix 2 or non-radix 2
- Inherently Monotone

#### DAC Architectures

- Type of Classification may not be unique nor mutually exclusive
- Structure is not mutually exclusive
- All approaches listed are used (and probably some others as well)
- Some are much more popular than others
  - Popular Architectures
    - Resistor String (interpolating)
    - Current Source Steering (with segmentation)
- Many new architectures are possible and some may be much better than the best currently available
- All have perfect performance if parasitic and matching performance are ignored!
- Major challenge is in determining appropriate architecture and managing the parasitics

### Nonideal Effects of Concern

- Matching
- Parasitic Capacitances (including Charge injection)
- Loading
- Nonlinearities
- Interconnect resistors
- Noise
- Slow and plagued by jitter
- Temperature Effects
- Aging
- Package stress

#### **Observations**

- Yield Loss is the major penalty for not appropriately managing parasitics and matching and this loss can be ruthless
- The ultimate performance limit of essentially all DACs is the yield loss associated with parasitics and matching
- Many designers do not have or use good statistical models that accurately predict data converter performance
- If you work of a company that does not have good statistical device models
  - Convince model groups of the important of dedveloping these models
  - (or) develop appropriate test strutures to characterize your process
- Existing nonlinear device models may not sufficiently accurately predict device nonlinearities for high-end data converter applications

#### **Observations**

- Experienced Designers/Companies often produce superior data converter products
- Essentially all companies have access to the same literature, regularly reverse engineer successful competitors products and key benefits in successful competitors products are generally not locked up in patents
- High-end designs( speed and resolution) may get attention in the peer community but practical moderate performance converters usually make the cash flow
- Area (from a silicon cost viewpoint) is usually not the driving factor in high-end designs where attractive price/mfg cost ratios prevail


## Data Converter Design Strategies

- There are many different DAC and ADC architectures that have been proposed and that are in widespread use today
- Almost all work perfectly if all components are ideal
- Most data converter design work involves identifying the contributors to nonideal performance and finding work-arounds to these problems
- Some architectures are more difficult to find work-arounds than others
- All contributors to nonidealities that are problematic at a given resolution of speed level must be identified and mitigated
- The effects of not identifying nonidealities generally fall into one of two categories
  - Matching-critical nonidealities (degrade yield)
  - Component nonlinearities (degrade performance even if desired matching is present)

## Data Converter Design Strategies

#### **Remember:**

Need to keep nonideal effects below an acceptable performance threshold



#### Identifying Problems/Challenges and Clever/Viable Solutions

Many problems occur repeatedly so should recognize when they occur

 Identify clever solutions to basic problems – they often are useful in many applications

Don't make the same mistake twice!

The problem:




The perceived solution:




The practical or clever solution:



Keep A List!



**Basic R-String DAC** 




**Basic R-String DAC including Logic to Control Switches** 

If all components are ideal, performance of the R-string DAC is that of an ideal DAC!

Key Properties of R-String DAC

- One of the simplest DAC architectures
- R-string DAC is inherently monotone

Possible Limitations or Challenges




If all components are ideal, performance of the R-string DAC is that of an ideal DAC!

#### **Key Properties of R-String DAC**


- One of the simplest DAC architectures
- R-string DAC is inherently monotone


#### **Possible Limitations or Challenges**

- Binary to Thermometer Decoder (BTTD) gets large for n large
- Logic delays in BTTD may degrade performance
- Matching of the resistors may not be perfect
  - · Local random variations
  - · Gradient effects
- How can switches be made?



#### Typical strategy for implementing the switch






- Switch array is an analog MUX
- Very simple structure
- •Switch array combined with the BTTD forms a 2<sup>n</sup>:1 analog MUX

R-String DAC with MOS switches

**Possible Limitations:** 



#### R-String DAC with MOS switches

#### **Possible Limitations:**

Switch impedance is not 0

Switch may not even turn on at all if V<sub>REF</sub> is large

**Switch impedance is input-code dependent** 

Time constants are input-code dependent


Transition times are previous-code dependent

C<sub>L</sub> has 2<sup>n</sup> diffusion capacitances so can get very large (will discuss this issue next)


Mismatch of resistors local random variation gradient effects


Decoder can get very large for n large

Routing of the 2<sup>n</sup> switch signals can become very long and consume lots of area



# Basic R-String DAC








(Review from: EE 330 Lecture 36 Fall 2019)

# Parasitic Capacitors in MOSFET


(will initially consider two: Gate-channel and diffusion)










Recall that pn junctions have a depletion region!




pn junction capacitance











For  $V_{FB} < \varphi_B/2$ 




$$C = \frac{C_{J0}A}{\left(1 - \frac{V_{FB}}{\phi_{B}}\right)^{m}}$$


pn junction capacitance




The bottom and the sidewall:

pn junction capacitance







For a pn junction capacitor

$$C_{\text{BOT}} = \frac{C_{\text{BOT}} A}{\left(1 - \frac{V_{\text{FB}}}{\sigma}\right)^{\text{m}}}$$

$$C_{\text{SW}} = \frac{C_{\text{SW}} P}{\left(1 - \frac{V_{\text{FB}}}{\sigma}\right)^{\text{m}}}$$


### Question

Are the parasitic capacitors relevant?

### Observation

Parasitic Capacitors are Small


Consider a minimum-sized transistor



# Process Parameters from AMI 0.5u Process

PROCESS PARAMETERS	N+ACTV	P+ACTV	POLY	PLY2_	HR POLY2	MTL1	MTL2	UNITS	
Sheet Resistance	81.5	101.9	21.6	1120	41	0.09	0.09	ohms/sq	
Contact Resistance	64.6	141.9	15.8		26.8		0.8	ohms	
Gate Oxide Thickness	140							angstrom	
PROCESS PARAMETERS	MTL 3	N\PLY	N WELL						
Sheet Resistance	0.06	822	812					ohms/sq	
Contact Resistance	0.65							ohms	
COMMENTS: NADOLY is Navelland	dar palvailiaan								
COMMENTS: N\POLY is N-well und	der polysilicon.								
CAPACITANCE PARAMETERS	N+ACTV	P+ACTV	POLY	POLY2	M1	M2	M3	N_WELL	UNITS
Area (substrate)	424	731	07		32	16	10	39	aF/um/
Area (N+active)			2473		36	16	12		aF/um/
Area (P+active)			2382						aF/um/
Area (poly)				969	56	15	10		aF/um/
Area (poly2)					50				aF/um/
Area (metal1)						31	13		aF/um/
Area (metal2)							39		aF/um/
Fringe (substrate)	315	247			72	58	38		aF/um
Fringe (poly)					57	39	28		aF/um
Fringe (metal1)						48	34		aF/um
Fringe (metal2)							55		aF/um
Overlap (N+active)			195						aF/um
Overlap (P+active)			239						aF/um
$\lambda$ =.35 micron									

# Size of Capacitances



Gate-Channel Capacitance =  $6\lambda^2 \times 2.47 fF/\mu^2 = 1.82 fF$ 

Source Diffusion-Substrate Capacitance = 
$$12\lambda^2$$
 x .424fF/ $\mu^2$  + 14 $\lambda$  x .315fF/ $\mu$  = .624fF + 1.54fF = 2.16fF

Note Sidewall Capacitance larger than Bottom Capacitance

Are these negligible?

### Are these negligible?

These small capacitors play the dominant role in the speed limitations of most digital circuits

These small capacitors play a major role in the performance of many linear circuits

It is essential that these capacitors (parasitic capacitors) be considered and managed when designing most integrated circuits today!

# Types of Capacitors


- 1. Fixed Capacitors
  - a. Fixed Geometry
  - b. Junction
- 2. Operating Region Dependent
  - a. Fixed Geometry
  - b. Junction

# Parasitic Capacitors in MOSFET

**Fixed Capacitors** 


# Parasitic Capacitors in MOSFET

**Fixed Capacitors** 




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

# Parasitic Capacitance Summary




	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D$	CoxWL <sub>D</sub>
$C_{GD}$	CoxWL <sub>D</sub>	$CoxWL_D$	CoxWL <sub>D</sub>

### Parasitic Capacitors in MOSFET Fixed Capacitors



Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


# Parasitic Capacitors in MOSFET Fixed Capacitors



Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>

# Fixed Parasitic Capacitance Summary




C<sub>BOT</sub> and C<sub>SW</sub> are model parameters

	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>
$C_{GD}$	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>
C <sub>BG</sub>			
C <sub>BS</sub>	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$
C <sub>BD</sub>	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$


# Parasitic Capacitors in MOSFET Operation Region Dependent

# Parasitic Capacitors in MOSFET Operation Region Dependent -- Cutoff




**Cutoff Capacitor: C**<sub>GBCO</sub>

# Parasitic Capacitors in MOSFET Operation Region Dependent -- Cutoff



**Cutoff Capacitor: C**<sub>GBCO</sub>

# Parasitic Capacitors in MOSFET Operation Region Dependent and Fixed -- Cutoff




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


**Cutoff Capacitor: C**<sub>GBCO</sub>

# Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D$	CoxWL <sub>D</sub>
$C_{GD}$	CoxWL <sub>D</sub>	$CoxWL_D$	CoxWL <sub>D</sub>
C <sub>BG</sub>	CoxWL (or less)		
C <sub>BS</sub>	$C_{BOT}A_S+C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$


# Parasitic Capacitors in MOSFET Operation Region Dependent -- Ohmic



Note: The distributed channel capacitance is usually lumped and split evenly between the source and drain nodes

Ohmic Capacitor:  $C_{GCH}$ ,  $C_{BCH}$ 

# Parasitic Capacitors in MOSFET Operation Region Dependent and Fixed -- Ohmic




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


Ohmic Capacitor: C<sub>GCH</sub>, C<sub>BCH</sub>

### Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	$CoxWL_D$
C <sub>GD</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	$CoxWL_D$
C <sub>BG</sub>	CoxWL (or less)		
C <sub>BS</sub>	$C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$

# Parasitic Capacitors in MOSFET Operation Region Dependent -- Saturation




Note: Since the channel is an extension of the source when in saturation, the distributed capacitors to the channel are generally lumped to the source node

Saturation Capacitors:  $C_{GCH}$ ,  $C_{BCH}$ 

#### Parasitic Capacitors in MOSFET

#### Operation Region Dependent and Fixed --Saturation




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


Saturation Capacitors:  $C_{GCH}$ ,  $C_{BCH}$ 

# Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub> +(2/3)C <sub>OX</sub> WL
C <sub>GD</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub>
C <sub>BG</sub>	CoxWL (or less)	0	0
C <sub>BS</sub>	$C_{BOT}A_S + C_{SW}P_S$	C <sub>BOT</sub> A <sub>S</sub> +C <sub>SW</sub> P <sub>S</sub> +0.5WLC <sub>BOTCH</sub>	C <sub>BOT</sub> A <sub>S</sub> +C <sub>SW</sub> P <sub>S</sub> +(2/3)WLC <sub>BOTCH</sub>
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	C <sub>BOT</sub> A <sub>D</sub> +C <sub>SW</sub> P <sub>D</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_D + C_{SW}P_D$


# Parasitic Capacitance Summary




	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub> +(2/3)C <sub>OX</sub> WL
C <sub>GD</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub>
C <sub>BG</sub>	CoxWL (or less)	0	0
C <sub>BS</sub>	$C_{BOT}A_S+C_{SW}P_S$	C <sub>BOT</sub> A <sub>S</sub> +C <sub>SW</sub> P <sub>S</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_S+C_{SW}P_S+(2/3)WLC_{BOTCH}$
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5WLC_{BOTCH}$	$C_{BOT}A_D + C_{SW}P_D$

Tree-Decoder Layout/Architecture


Each intersection is a reserved site for a switch




#### **Uncontacted Row-Column Structure**




#### Row-Column Structure with Contacts Added



Programmed entirely with the contact mask



Parasitic Capacitances in MUX Decoder




#### **Previous-Code Dependent Settling**

Assume all C's initially with 0V

Red denotes V<sub>3</sub>, black denotes 0V, Purple some other voltage

Transition from <010> to <101>




#### Previous-Code Dependent Settling

Assume all C's initially with 0V

Red denotes V<sub>3</sub>, green denotes V<sub>6</sub>, black denotes 0V, Purple some other voltage

Transition from <010> to <101>


White boxes show capacitors dependent upon previous code <010>



#### Previous-Code Dependent Settling

Assume all C's initially with 0V

Red denotes V<sub>3</sub>, green denotes V<sub>6</sub>, black denotes 0V, Purple some other voltage




Tree-Decoder in Digital Domain

Single transistor used at each marked intersection to form PTL -AND gates

Do the resistors that form part of PTL dissipate any substantial power?

No because only one will be conducting for any DAC output

Analog MUX with Tree Decoder





**DAC8560** 

SLAS464C - DECEMBER 2006 - REVISED JANUARY 2018

### DAC8560 16-Bit, Ultra-Low Glitch, Voltage Output Digital-to-Analog Converter With 2.5-V, 2-ppm/°C Internal Reference

#### 1 Features

- · Relative Accuracy: 4 LSB
- Glitch Energy: 0.15 nV-s
- MicroPower Operation: 510 μA at 2.7 V
- Internal Reference:
  - 2.5-V Reference Voltage (Enabled by Default)
  - 0.02% Initial Accuracy
  - 2-ppm/°C Temperature Drift (Typical)
  - 5-ppm/°C Temperature Drift (Maximum)
  - 20-mA Sink/Source Capability
- Power-On Reset to Zero
- Power Supply: 2.7 V to 5.5 V
- 16-Bit Monotonic Over Temperature Range
- Settling Time: 10 μs to ±0.003% FSR
- Low-Power Serial Interface With Schmitt-Triggered Inputs
- On-Chip Output Buffer Amplifier With Rail-to-Rail Operation
- Power-Down Capability
- Drop-In Compatible With DAC8531/01 and DAC8550 /51
- Temperature Range: –40°C to +105°C
- Available in a Tiny 8-Pin VSSOP Package

#### 3 Description

The DAC8560 is a low-power, voltage output, 16-bit digital-to-analog converter (DAC). The DAC8560 includes a 2.5-V, 2-ppm/°C internal reference (enabled by default), giving a full-scale output voltage range of 0 V to 2.5 V. The internal reference has an initial accuracy of 0.02% and can source up to 20 mA at the  $V_{\rm REF}$  pin. The device is monotonic, provides very good linearity, and minimizes undesired code-to-code transient voltages (glitch). The DAC8560 uses a versatile 3-wire serial interface that operates at clock rates up to 30 MHz. It is compatible with standard SPI, QSPI, Microwire, and digital-signal-processor (DSP) interfaces.

The DAC8560 incorporates a power-on-reset (POR) circuit that ensures the DAC output powers up at zero scale and remains there until a valid code is written to the device. The DAC8560 contains a power-down feature, accessed over the serial interface, that reduces the current consumption of the device to 1.2  $\mu A$  at 5 V.

The low-power consumption, internal reference, and small footprint make this device ideal for portable, battery-operated equipment. The power consumption is 2.6 mW at 5 V, reducing to 6  $\mu\text{W}$  in power-down mode.

The DAC8560 is available in an 8-pin VSSOP package.

#### 7.3.1 Digital-to-Analog Converter (DAC)

The DAC8560 architecture consists of a string DAC followed by an output buffer amplifier. Figure 63 shows a block diagram of the DAC architecture.




Figure 63. DAC8560 Architecture

The input coding to the DAC8560 is straight binary, so the ideal output voltage is given by:

$$V_{\text{OUT}} = \frac{D_{\text{IN}}}{65536} \times V_{\text{REF}}$$

where  $D_{IN}$  = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 65535.

#### 7.3.2 Resistor String

The resistor string section is shown in Figure 64. It is simply a string of resistors, each of value R. The code loaded into the DAC register determines at which node on the string the voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the amplifier. It is monotonic because it is a string of resistors.




Figure 64. Resistor String

#### 2 Applications


- Process Control
- · Data Acquisition Systems
- Closed-Loop Servo-Control
- PC Peripherals
- · Portable Instrumentation

#### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC8560	VSSOP (8)	3.00 mm × 3.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

#### **Functional Block Diagram**



#### 6.5 Electrical Characteristics

 $\sqrt{100} = 2.7 \text{ V}$  to 5.5 V.  $-40^{\circ}$ C to +105°C range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
STATIC PERFORMANCE(1)							
Resolution			16			Bits	
Measured by line passing through		DAC8560A, DAC8560C		±4	±12	LSB	
Relative accuracy	codes 485 and 64714	DAC8560B, DAC8560D		±4	±8	LSB	
Differential nonlinearity	16-bit Monotonic			±0.5	±1	LSB	
Zero-code error				±5	±12	mV	
Full-scale error	Measured by line passing through coo	des 485 and 64714.		±0.2	±0.5	% of FSR	
Gain error				±0.05	±0.2	% of FSR	
Zero-code error drift				±4		μV/°C	
O - in town on the conference of # - i - mt	V <sub>DD</sub> = 5 V			±1		ppm of	
Gain temperature coefficient	V <sub>DD</sub> = 2.7 V			±3		FSR/°C	
PSRR	Power supply rejection ratio	Output unloaded		1		mV/V	
OUTPUT CHARACTERISTIC	S <sup>(2)</sup>	·					
Output voltage range			0		V <sub>REF</sub>	V	
Output voltage settling time	To ±0.003% FSR, 0200h to FD00h, R 0 pF < C <sub>L</sub> < 200 pF	k <sub>L</sub> = 2 kΩ,		8	10	μЅ	
	$R_L = 2 \text{ k}\Omega, C_L = 500 \text{ pF}$		12				
Slew rate			1.8		V/μs		
Consolitive load stability	R <sub>L</sub> = ∞			470			
Capacitive load stability	$R_L = 2 k\Omega$		1000			pF	
Code change glitch impulse	1 LSB change around major carry			0.15		nV-s	
Digital feedthrough	SCLK toggling, SYNC high			0.15		nV-s	
DC output impedance	At mid-code input			1		Ω	
01	V <sub>DD</sub> = 5 V			50		_	
Short-circuit current	V <sub>DD</sub> = 3 V		20			mA	
Davis vin times	Coming out of power-down mode VDD	) = 5 V		2.5		_	
Power-up time	Coming out of power-down mode VDD	) = 3 V		5		μS	
AC PERFORMANCE(2)			•		-		
SNR				88		dB	
THD	$T_A = 25^{\circ}C$ , BW = 20 kHz, $V_{DD} = 5 V$ ,	f <sub>our</sub> = 1 kHz,		<b>-77</b>		dB	
SFDR	1st 19 harmonics removed for SNR ca	alculation		79		dB	
SINAD				77		dB	
DAC output noise density	T <sub>A</sub> = 25°C, at mid-code input, f <sub>OUT</sub> = 1	kHz		170		nV/√Hz	
DAC output noise	$T_{\Delta} = 25^{\circ}$ C, at mid-code input, 0.1 Hz	to 10 Hz		50		μV <sub>pp</sub>	


 <sup>(1)</sup> Linearity calculated using a reduced code range of 485 to 64714; output unloaded.
 (2) Ensured by design and characterization, not production tested.


#### The DAC 8560

What is the INL performance of this DAC?

ENOB?

What is the spectral performance?







Stay Safe and Stay Healthy!

### End of Lecture 30